发明名称
摘要 <p><P>PROBLEM TO BE SOLVED: To synchronize a pulse signal smaller than a target clock to be synchronized. <P>SOLUTION: For an asynchronous pulse signal 1, a non-synchronous level signal is generated by an asynchronous level signal generation circuit 30. For an asynchronous level signal 4, a synchronized level signal is generated by a synchronization circuit 40. For a synchronous level signal, a synchronous pulse signal 21 is generated by a synchronous pulse signal generation circuit. Accordingly, the pulse signal can be synchronized to the frequency of the target clock to be synchronized by converting it to a level signal. <P>COPYRIGHT: (C)2005,JPO&NCIPI</p>
申请公布号 JP4266728(B2) 申请公布日期 2009.05.20
申请号 JP20030186005 申请日期 2003.06.30
申请人 发明人
分类号 G06F1/12 主分类号 G06F1/12
代理机构 代理人
主权项
地址