发明名称 METHOD FOR INTEGRATING SILICON-ON-NOTHING DEVICES WITH STANDARD CMOS DEVICES
摘要 A method is provided for fabricating transistors of first and second types in a single substrate. First and second active zones of the substrate are delimited by lateral isolation trench regions, and a portion of the second active zone is removed so that the second active zone is below the first active zone. First and second layers of semiconductor material are formed on the second active zone, so that the second layer is substantially in the same plane as the first active zone. Insulated gates are produced on the first active zone and the second layer. At least one isolation trench region is selectively removed, and the first layer is selectively removed so as to form a tunnel under the second layer. The tunnel is filled with a dielectric material to insulate the second layer from the second active zone of the substrate. Also provided is such an integrated circuit.
申请公布号 US2009032874(A1) 申请公布日期 2009.02.05
申请号 US20080167282 申请日期 2008.07.03
申请人 STMICROELECTRONICS SA;STMICROELECTRONICS (CROLLES 2) SAS 发明人 LOUBET NICOLAS;DUTARTRE DIDIER;MONFRAY STEPHANE
分类号 H01L21/336;H01L29/786 主分类号 H01L21/336
代理机构 代理人
主权项
地址
您可能感兴趣的专利