发明名称 |
METHOD AND APPARATUS FOR ELIMINATING CLOCK JITTER IN CONTINUOUS-TIME DELTA-SIGMA ANALOG-TO-DIGITAL CONVERTERS |
摘要 |
An inventive high-resolution Delta-Sigma analog-to-digital converter (15) using a Continuous-Time implementation having suppressed sensitivity to clock jitter. The inventive method and apparatus suppresses the sensitivity to jitter by the square of the oversampling ratio when compared to current Continuous-Time implementations of Delta-Sigma modulators. The present invention preferably includes a digital-to-analog converter (17) that ensures that the integral of an output voltage is constant over a clock duty cycle regardless of clock jitter. The digital-to-analog converter (17) preferably includes at least two switches and a capacitor (28).
|
申请公布号 |
CA2354623(C) |
申请公布日期 |
2008.10.07 |
申请号 |
CA19992354623 |
申请日期 |
1999.12.14 |
申请人 |
QUALCOMM INCORPORATED |
发明人 |
BUTTERFIELD, DANIEL KEYES;YOUNIS, SAED G. |
分类号 |
H03M1/34;H03M3/02 |
主分类号 |
H03M1/34 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|