Pseudo SRAM capable of operating in continuous burst mode and method of controlling burst mode operation thereof

摘要

A pseudo SRAM which can perform read and write operations of data in a continuous burst mode in such a manner that it continuously generates burst row and column address signals, which gradually rise, based on external address signals that have already been received until new external address signals are received.