发明名称 METHOD FOR PLANARIZATION OF INTERLAYER DIELECTRIC IN SEMICONDUCTOR DEVICE
摘要 A method for planarizing an interlayer dielectric of a semiconductor device is provided to prevent drop particles and to improve yield by forming simultaneously a cylindrical capacitor on a cell and a scribe regions. A cylindrical capacitor is formed on a cell region(300) of a substrate, and a cylindrical vernier(430) is simultaneously formed on a scribe region of the substrate. An interlayer dielectric(440) is filled in the cylindrical capacitor and the cylindrical vernier. A mask pattern(450) is formed on the interlayer dielectric to selectively expose the cell and the scribe regions. The interlayer dielectric of the cell and the scribe region is etched by using the mask pattern, thereby removing the step difference with a peripheral region(310). Then, the interlayer dielectric is planarized.
申请公布号 KR20080061929(A) 申请公布日期 2008.07.03
申请号 KR20060137135 申请日期 2006.12.28
申请人 HYNIX SEMICONDUCTOR INC. 发明人 CHOI, HYUNG BOK
分类号 H01L21/32;H01L21/3105;H01L21/8242;H01L27/108 主分类号 H01L21/32
代理机构 代理人
主权项
地址