发明名称 RAMP GENERATING CIRCUIT AND A/D CONVERTER
摘要 PROBLEM TO BE SOLVED: To provide a ramp generating circuit capable of improving the ratio of signal to noise (S/N ratio) and reducing an output error, and to provide an A/D converter. SOLUTION: The ramp generating circuit has: a charge supply section 21 for generating fixed charge for each fixed time; an integration circuit 22 for storing charge generated from the charge supply section and for converting to voltage; and an attenuation section 23 for outputting voltage, where the noise value of the output voltage of the integration circuit is attenuated, to an output terminal. COPYRIGHT: (C)2008,JPO&INPIT
申请公布号 JP2008124726(A) 申请公布日期 2008.05.29
申请号 JP20060305505 申请日期 2006.11.10
申请人 TOSHIBA CORP 发明人 MORI TERUKO
分类号 H03M1/56;H03M1/08 主分类号 H03M1/56
代理机构 代理人
主权项
地址