| 摘要 |
A semiconductor integrated circuit having a circuit block including a MOS transistor that includes a bias input terminal, a source, and a substrate, in which the bias voltage is applied to the MOS transistor at a position of at least one of the source and the substrate through the bias input terminal, a setting unit operable to set up applying timing and releasing timing at which the bias voltage is applied to and released from the MOS transistor, and a bias voltage-applying unit operable to apply the bias voltage to the MOS transistor at the applying timing and the releasing timing. In the semiconductor integrated circuit, the setting unit sets up, as the releasing timing, timing prior to activation timing by a predetermined time period. An operation-requesting signal, to be sent out to the circuit block by the setting unit, is activated at the moment of the activation timing.
|
