发明名称 Method and system for enhancing circuit design process
摘要 A method is provided for designing an integrated circuit. The method includes inserting wire model objects into the schematic of said circuit based on sizing and placement of components of the circuit, and performing an early timing analysis on said schematic. The steps of inserting and performing are repeated after re-sizing and/or re-placing the components if early timing analysis fails.
申请公布号 US7331029(B2) 申请公布日期 2008.02.12
申请号 US20050232746 申请日期 2005.09.22
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 AMIT NIV;BUSTIN RONIT;GOREN LIDOR;HEYMANN OMER;LEIBOWITZ MOSHE;NOY GIL;RAPHAYEVICH ALEX;SPEISER MAYA
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址