发明名称 Semiconductor memory having error correction
摘要 During a first data compression test mode which disables an error correction function, first test data are written to a first regular memory block. Second test data are written to not only a second regular memory block, but a parity memory block. By changing the number of bits distributed to the first and second test data (compression rate of data), a data compression test for a parity memory block can be performed without need to increase the number of test terminals. As a result, the test time can be decreased and the test cost can be decreased.
申请公布号 US7325173(B2) 申请公布日期 2008.01.29
申请号 US20050092768 申请日期 2005.03.30
申请人 FUJITSU LIMITED 发明人 KIKUTAKE AKIRA;MATSUMIYA MASATO;ONISHI YASUHIRO
分类号 G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址