发明名称 |
Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system |
摘要 |
Cache coherency rules for a multi-processor computing system that is capable of working with compressed cache lines' worth of information are described. A multi-processor computing system that is capable of working with compressed cache lines' worth of information is also described. The multi-processor computing system includes a plurality of hubs for communicating with various computing system components and for compressing/decompressing cache lines' worth of information. A processor that is capable of labeling cache lines' worth of information in accordance with the cache coherency rules is described. A processor that includes a hub as described above is also described.
|
申请公布号 |
US7257693(B2) |
申请公布日期 |
2007.08.14 |
申请号 |
US20040759922 |
申请日期 |
2004.01.15 |
申请人 |
INTEL CORPORATION |
发明人 |
NEWBURN CHRIS J.;HUGGAHALLI RAM;HUM HERBERT H J;ADL-TABATABAI ALI-REZA;GHULOUM ANWAR M. |
分类号 |
G06F12/06;G06F12/08 |
主分类号 |
G06F12/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|