| 摘要 |
PROBLEM TO BE SOLVED: To reduce current consumption in an FIR filter. SOLUTION: In the FIR filter having a n-bit counter 12 which sequentially outputs count values corresponding to the respective taps constituting the FIR filter, a logic circuit which is provided for the respective taps, decodes the n-bit count values from the counter, outputs assertion signals and validates delay signals and tap coefficients regarding the taps when the count values are corresponding to the taps and a multiplication means 15 for multiplying the delay signals by the tap coefficients regarding the respective validated taps, a gray code counter 12 is used as the counter. COPYRIGHT: (C)2007,JPO&INPIT
|
