发明名称 System and method for processor queue to linear block address translation using protection table control based on a protection domain
摘要 The present invention provides a system, method, and computer program product that enables user space middleware or applications to pass block mode storage requests directly to a physical I/O Adapter without run-time involvement from the local Operating System (OS), or, in a virtual system, the local Hypervisor. Specifically, the present invention is directed to a mechanism for providing and using a linear block address (LBA) translation protection table (TPT) to control user space and out of user space Input/Output (I/O) operations. In one aspect of the present invention, the LBATPT includes an adapter protection table that has entries for each portion of a storage device. Each entry may include a key instance and protection domain, along with other protection table context information, against which I/O requests may be checked to determine if an application instance that submitted the I/O requests may access the LBAs identified in the I/O requests.
申请公布号 US2006265525(A1) 申请公布日期 2006.11.23
申请号 US20050135266 申请日期 2005.05.23
申请人 BOYD WILLIAM T;HUFFERD JOHN L;MENA AGUSTIN III;RECIO RENATO J;VEGA MADELINE 发明人 BOYD WILLIAM T.;HUFFERD JOHN L.;MENA AGUSTIN III;RECIO RENATO J.;VEGA MADELINE
分类号 G06F3/00 主分类号 G06F3/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利