发明名称
摘要 A digital signal processor capable of performing matrix operations, by which it is possible to use a method of matrix representation for the instruction level of the digital signal processor in order to effectively process a large amount of data, is provided. An apparatus included in the digital signal processor, for performing matrix operations, includes a data storage unit for storing operand data including matrix data in the form of a circular linked list and operation result data, an address generating unit for sequentially generating addresses required for performing matrix operations, the addresses including a series of addresses of first operand data, a series of addresses of second operand data, and a series of stored addresses of operation result data, whereby the addresses are sequentially generated according to the contents of the instruction words performed by the digital signal processor, and an operation unit for reading data positioned in the address generated by the data storage unit and performing operations according to the contents of the instruction words. It is possible to reduce the size of the program memory in the digital signal processor by providing a measure for effectively representing a digital signal processing algorithm. Accordingly, it is possible to reduce power consumption for reading the program memory, to thus allow electronic goods to be operated for a long time with small power consumption.
申请公布号 JP3819686(B2) 申请公布日期 2006.09.13
申请号 JP20000260459 申请日期 2000.08.30
申请人 发明人
分类号 G06F7/00;G06F17/16;G06F7/78;G06F9/34;G06F9/345 主分类号 G06F7/00
代理机构 代理人
主权项
地址