摘要 |
A content addressable memory cell ( 10 ) includes a circuit ( 20 ) operating from a predetermined supply voltage (VDD) for storing a first bit of data at a first point ( 35 ) and a second bit of complementary data at a second point ( 36 ). A first transistor ( 40 ) comprising a first gate ( 42 ) is switchable to first and second states in response to predetermined relationships between the first and second bits and third and fourth test bits transmitted on first and second lines ( 14 and 16 ). Second and third transistors ( 50, 60 ) comprise gates ( 52, 62 ) coupled to the first line ( 14 ) and second line ( 16 ) and comprise circuit paths ( 54, 56, 64, 66 ) coupling the first and second points to the first gate.
|