Single event effect (SEE) tolerant circuit design strategy for SOI type technology

摘要

A method of designing an integrated circuit to be Single Event Upset (SEU) immune by converting one or more Single Event Transient (SET) sensitive transistors into at least two serially connected transistors, and spacing the transistors sufficiently far apart so that the probability of a specified high-energy particle striking both transistors at the same time is remote.