摘要 |
<p>Embodiments of the invention are directed to a method and apparatus for reducing transfer latency in a system on a chip, the system on a chip comprising a bus master, a bus slave and an arbiter, wherein the bus master, bus slave and arbiter are in electronic communication therebetween. A request is transmitted from the bus master to the arbiter, wherein a priority signal is associated with a latency requirement. The arbiter reviews the latency requirement prior to transmitting the request to the bus slave and determines whether to elevate the priority signal. The request signal is then transmitted from the arbiter to the bus slave. The bus slave fulfills the request and transmits a response to the request, wherein the transmission includes the priority signal.</p> |
申请人 |
QUALCOMM INCORPORATED;GANASAN, JAYA, PRAKASH, SUBRAMANIAM;REMAKLUS, PERRY, WILLMANN, JR. |
发明人 |
GANASAN, JAYA, PRAKASH, SUBRAMANIAM;REMAKLUS, PERRY, WILLMANN, JR. |