Circuit having delay locked loop for correcting off chip driver duty distortion

摘要

A circuit comprises an off chip driver and a delay locked loop. The delay locked loop is configured to receive a clock signal and provide a first signal for compensating for a rising edge propagation delay through the off chip driver and a second signal for compensating for a falling edge propagation delay through the off chip driver. The off chip driver is configured to receive the first signal and the second signal and output data aligned with the clock signal.