发明名称 Methods and apparatus for power control in a scalable array of processor elements
摘要 A reconfigurable register file system is described. The reconfigurable register file system includes an instruction register for storing an instruction specifying an operational requirement, a reconfigurable register file comprising an odd register file having at least one data read port, and an even register file having at least one data read port. The reconfigurable register file system may further suitably include an execution unit connected to the data read ports of the odd and even register files and port usage control logic connected to the instruction register and the reconfigurable register file to control the odd register file and the even register file port address input so that data read port lines change only as needed to support the operational requirement specified by the instruction. The port usage control logic may further include a gating circuit connected to the reconfigurable register files and a clock input, the gating circuit being operable for gating the clock off so no change of state of the reconfigurable register files occurs for each cycle when change is not necessary and gating the clock on so new data is clocked into the reconfigurable register files for each cycle when change is desired.
申请公布号 US6965991(B1) 申请公布日期 2005.11.15
申请号 US20050032799 申请日期 2005.01.11
申请人 PTS CORPORATION 发明人 MARCHAND PATRICK R.;PECHANEK GERALD G.;WOLFF EDWARD A.
分类号 G06F1/08;G06F1/32;G06F9/30;G06F9/38;(IPC1-7):G06F1/08 主分类号 G06F1/08
代理机构 代理人
主权项
地址