发明名称 A RECONFIGURABLE INTEGRATED CIRCUIT WITH A SCALABLE ARCHITECTURE
摘要 An integrated circuit (IC) includes a number of function blocks (FB), of whi ch at least one is re-configurable. Each of the FBs may be a reconfigurable function or a non-reconfigurable function or recursively expanded with additional "nested" function blocks. The IC further includes a number of inp ut pins, a number of output pins, and a number of crossbar devices. The element s, at least at the IC level, are coupled in a manner such that all input signal s are provided to the FBs through a first subset of the crossbar devices, all internal signals are routed from one FB to another FB through a second subse t of crossbar devices, and all output signals are routed from the FBs to the output pins through a third subset of crossbar devices. To increase routability and speed each of the crossbar device output has a single fanout . Additionally, each of the crossbar devices may provide only one input to eac h other crossbar device.
申请公布号 CA2461540(C) 申请公布日期 2005.08.30
申请号 CA20022461540 申请日期 2002.10.02
申请人 M2000 发明人 LEPAPE, OLIVIER;REBLEWSKI, FREDERIC
分类号 H01L21/82;G06F15/78;H03K19/0175;H03K19/177;H04Q3/68;(IPC1-7):H04Q3/68 主分类号 H01L21/82
代理机构 代理人
主权项
地址