发明名称 |
System and method for encoding constant operands in a wide issue processor |
摘要 |
For use in a data processor comprising an instruction execution pipeline comprising N processing stages, a system and method of encoding constant operands is disclosed. The system comprises a constant generator unit that is capable of generating both short constant operands and long constant operands. The constant generator unit extracts the bits of a short constant operand from an instruction syllable and right justifies the bits in an output syllable. For long constant operands, the constant generator unit extracts K low order bits from an instruction syllable and T high order bits from an extension syllable. The right justified K low order bits and the T high order bits are combined to represent the long constant operand in one output syllable. In response to the status of op code bits located within a constant generation instruction, the constant generator unit enables and disables multiplexers to automatically generate the appropriate short or long constant operand.
|
申请公布号 |
US6922773(B2) |
申请公布日期 |
2005.07.26 |
申请号 |
US20000751408 |
申请日期 |
2000.12.29 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
FARABOSCHI PAOLO;STARR ALEXANDER J.;JARVIS ANTHONY X.;BROWN GEOFFREY M.;HOMEWOOD MARK OWEN;VONDRAN GARY L. |
分类号 |
G06F9/30;G06F9/38;(IPC1-7):G06F9/34 |
主分类号 |
G06F9/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|