Procédé de détection et de localisation des défauts d'isolement des réseaux électriques et dispositif pour sa mise en oeuvre,申请号FR19650018998-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	Procédé de détection et de localisation des défauts d'isolement des réseaux électriques et dispositif pour sa mise en oeuvre
摘要
申请公布号	FR1445625(A)	申请公布日期	1966.07.15
申请号	FR19650018998	申请日期	1965.05.31
申请人	COMPAGNIE GENERALE D'ELECTRICITE	发明人	CONSTANCIS JEAN;JACQUIN MICHEL
分类号	G01R31/08;H02H3/17	主分类号	G01R31/08
代理机构		代理人
主权项
地址

您可能感兴趣的专利

HUMECTANT COMPOSITION, BASE CONTAINING THE SAME, AND COSMETIC MATERIAL OR EXTERNAL PREPARATION CONTAINING SAID HUMECTANT COMPOSITION

COMPUTER ACTIVATED DIAZO PRINTING SYSTEM AND METHOD

FRAMELESS HIGH PRESSURE PLATEN PRESS

NOVEL METHODS FOR INDUCING PROLIFERATION IN AUDITORY RECEPTOR EPITHELIUM

PROCESS TO PRODUCE STYRENE FROM PETROLEUM FEEDSTOCKS

VARIABLE REPEAT PLATE AND BLANKET CYLINDER MECHANISM

NON-INVASIVE ADMINISTRATION OF ADENO-ASSOCIATED VIRAL VECTORS

NAALADASE COMPOSITIONS AND METHODS FOR TREATING GLUTAMATE ABNORMALITY AND EFFECTING NEURONAL ACTIVITY IN ANIMALS

CATIONIC AMPHIPHILE COMPOSITIONS FOR INTRACELLULAR DELIVERY OF THERAPEUTIC MOLECULES

Modem voor abonneetelefoonsysteem.

CHEW TOYS FOR DOMESTIC CARNIVOROUS ANIMALS AND METHOD FOR MAKING SAME

Test device for source of acoustic waves esp shock waves for medical treatment, lithotripsy

METHOD AND APPARATUS FOR DETECTING BAD DATA PACKETS RECEIVED BY A MOBILE TELEPHONE USING DECODED SPEECH PARAMETERS

CIRCUIT ARRANGEMENT FOR DETECTION OF CURRENT IN AN ELECTRIC CONDUCTOR TO CONTROL ELECTRONICALLY CONTROLLABLE TRIPPING DEVICES

POLY-Si/POLY-SiGe GATE FOR CMOS DEVICES

PROCESS FOR JOINING INORGANIC SUBSTRATES IN A PERMANENT MANNER

SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE