发明名称 DATA RECEIVING CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To provide a data receiving circuit capable of enhancing the response performance until received transmission data are outputted in a transmission system wherein the transmission data comprising user information in a prescribed number of bits and synchronizing information are transmitted in units of the prescribed number of bits. <P>SOLUTION: The data receiving circuit is provided with: a synchronous header extract section 11 for particularizing a position of the synchronous information in the received transmission data; a FIFO register 14 using a prescribed data storage capacity for repetitively storing therein the transmission data; and a read / write control section 15 for sequentially writing the received transmission data to a storage section by a first prescribed number of bits in a way of storing the synchronous information to a prescribed address of the storage section on the basis of the particularized position of the synchronous information and sequentially reading the written transmission data from a top address of the storage section as the transmission data comprising the user information and the synchronous information. <P>COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005072714(A) 申请公布日期 2005.03.17
申请号 JP20030296569 申请日期 2003.08.20
申请人 NTT ELECTORNICS CORP 发明人 ENDO YASUYUKI
分类号 H04L7/08 主分类号 H04L7/08
代理机构 代理人
主权项
地址