发明名称 NONVOLATILE SEMICONDUCTOR MEMORY, ITS WRITE METHOD AND ERASE METHOD
摘要 <P>PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory having variable resistive elements in which generation of disturbance is suppressed, high integration is easily realized and resistance values are reversibly varied by applying a voltage. <P>SOLUTION: In a memory array 1, one end of each variable resistive element 22 located in the same row is connected to the same word line and the other end of each variable resistive element 22 located in the same column is connected to the same bit line. A first word line voltage is selected and applied to the selected word line, and a second word line voltage is selected and applied to the unselected word lines. A first bit line voltage is selected and applied to the selected bit line, and a second bit line voltage is selected and applied to the unselected bit lines. The voltage difference between the first word line voltage and the first bit line voltage is set at a value that is no less than the fist voltage difference that changes the resistance value of the variable resistive element. The voltage difference between the first word line voltage and the second bit line voltage, the voltage difference between the second word line voltage and the first bit line voltage and the voltage difference between the second word line voltage and the second bit line voltage are respectively set at a value that is no greater than the second voltage difference which does not change the resistance value of a variable resistive element. <P>COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005032401(A) 申请公布日期 2005.02.03
申请号 JP20030327026 申请日期 2003.09.19
申请人 SHARP CORP 发明人 TAMAI YUKIO;INOUE TAKESHI;MORITA TERUAKI
分类号 G11C11/15;G11C13/00;G11C16/28;H01L27/10 主分类号 G11C11/15
代理机构 代理人
主权项
地址