发明名称 INSPECTION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an inspection method capable of preventing a measuring circuit which is essentially a nondefective product from being wrongly determined to be a defective product owing to a leakage error, and executing excellently the inspection of a semiconductor integrated circuit in the state where an influence caused by the leakage error is removed to the utmost. SOLUTION: The setting of parameters such as sampling frequency and the number of discrete Fourier transform execution data, is changed by a prescribed algorithm, and sampling and the discrete Fourier transform are executed repeatedly. The values of the sampling frequency and the number of the discrete Fourier transform execution data by which the leakage error becomes lower than a prescribed level are found, and the inspection of the semiconductor integrated circuit is performed by using the values. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2005017170(A) 申请公布日期 2005.01.20
申请号 JP20030184267 申请日期 2003.06.27
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 IDE YUJI;MATSUMOTO ASAKO
分类号 G01R31/316;G01R31/28;(IPC1-7):G01R31/316 主分类号 G01R31/316
代理机构 代理人
主权项
地址