JITTER SUPPRESSION CIRCUIT

摘要

PROBLEM TO BE SOLVED: To provide a jitter suppression circuit capable of suppressing the occurrence of an overshoot and satisfying a standard.

SOLUTION: The jitter suppression circuit for clocks in a synchronous transmission line network comprises: an offset request circuit for detecting that the data read position of a buffer memory storing the data of main signals is in an area close to the center of the buffer memory and generating a first offset request and also detecting that the data read position is present in an area away from the center of the buffer memory and generating a second offset request; and an offset instruction part for instructing offset when the first offset request outputted from the buffer memory is generated continuously for a prescribed number of times or when the second offset request is generated.

COPYRIGHT: (C)2004,JPO&NCIPI