发明名称 |
Method and circuit for minimizing glitches in phase-locked loops |
摘要 |
A method and a circuit for minimizing glitches in phase-locked loops is presented. The circuit includes an input terminal connected to an input of a phase detector; a series of a charge pump generator, a filter and a voltage controlled oscillator connected downstream of the phase detector; and a frequency divider feedback connected between an output of the voltage controlled oscillator and a second input of the phase detector. The circuit provides for the inclusion of a compensation circuit connected between the charge pump generator and the filter to absorb an amount of the charge passed therethrough. This compensation circuit includes a storage element connected in series to two switches. The first switch is coupled to and controlled by an output of the charge pump and the second switch is coupled to and controlled by an output of a phase detector.
|
申请公布号 |
US6774731(B2) |
申请公布日期 |
2004.08.10 |
申请号 |
US20020244113 |
申请日期 |
2002.09.13 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
MAGAZZU ANTONIO;MARLETTA BENEDETTO MARCO;GRAMEGNA GIUSEPPE;D'AQUILA ALESSANDRO |
分类号 |
H03K17/16;H03L7/089;H03L7/183;(IPC1-7):H03L7/06 |
主分类号 |
H03K17/16 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|