发明名称 |
Semiconductor integrated circuit device having a sampling signal generation circuit |
摘要 |
A semiconductor integrated circuit device is provided to reduce the adverse effect of PWM noise occurring in a PWM driving section on an analog voltage processing section in an IC, in which digital and analog circuits are combined on a single chip. A sampling signal generation circuit outputs a sampling signal St to an A/D converter at a predetermined time when "delay time td+allowance time ta" has elapsed from a start signal Sp. The delay time td is shorter than "the minimum time width of H level of PWM signal SPWM1-allowance time ta". The delay time td is also time from the variation of level of the PWM signal SPWM1 to actual variation in the passage of current through a power section.
|
申请公布号 |
US2004150431(A1) |
申请公布日期 |
2004.08.05 |
申请号 |
US20040760489 |
申请日期 |
2004.01.21 |
申请人 |
DENSO CORPORATION |
发明人 |
ITO KENJI;HARADA TAKUYA;ISOMURA HIROFUMI |
分类号 |
H02P7/29;H03K3/017;H03K5/00;H03K5/06;H03K19/003;H03M1/08;(IPC1-7):H03K5/00 |
主分类号 |
H02P7/29 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|