发明名称 Cyclic redundancy checking of a field programmable gate array having an SRAM memory architecture
摘要 A method for detecting an error in data stored in configuration SRAM and user assignable SRAM in a FPGA comprises the steps of providing a serial data stream into the FPGA from an external source, loading data from the serial data stream into the configuration SRAM in response to address signals generated by row column counters, loading data from the serial data stream into the user assignable SRAM in response to address signals generated by row and column counters, loading a seed and signature from the serial data stream into a cyclic redundancy checking circuit, cycling data out of the configuration SRAM and the user assignable SRAM by the row and column counters; performing error checking on the data that has been cycled out of the configuration SRAM and out of the user assignable SRAM by the cyclic redundancy checking circuit, and generating an error signal when an error is detected by the error checking circuit.
申请公布号 US6772387(B1) 申请公布日期 2004.08.03
申请号 US20030351099 申请日期 2003.01.22
申请人 ACTEL CORPORATION 发明人 PLANTS WILLIAM C.
分类号 G01R31/3185;G06F11/10;(IPC1-7):G11C29/00 主分类号 G01R31/3185
代理机构 代理人
主权项
地址