发明名称 |
Semiconductor integrated circuit device and process for manufacturing the same |
摘要 |
A reduction of the junction electric field intensity is accomplished in the semiconductor regions for the sources and drains of field effects transistors. For this purpose, a structure is provided where the gate electrodes 9 of the MIS.FETQs for memory cell selection of a DRAM are buried within the trenches 7a and 7b created in the semiconductor substrate 1. The bottom corners within the trench 7b are rounded so as to have a radius of curvature in accordance with the sub-threshold coefficient of the MIS.FETQs for memory cell selection. In addition, the gate insulating film 8 within the trench 7b is made to have a laminated structure of a thermal oxide film and a CVD film.
|
申请公布号 |
US6770535(B2) |
申请公布日期 |
2004.08.03 |
申请号 |
US20010767830 |
申请日期 |
2001.01.24 |
申请人 |
HITACHI, LTD. |
发明人 |
YAMADA SATORU;OYU KIYONORI;KIMURA SHINICHIRO |
分类号 |
H01L21/3205;H01L21/763;H01L21/8242;H01L23/52;H01L27/108;H01L29/78;(IPC1-7):H01L21/336 |
主分类号 |
H01L21/3205 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|