发明名称 Power saving circuit and method for display device
摘要 <p>The display device according to the present invention includes an inaction control circuit and a DCK-PLL circuit. The inaction control circuit stops driving of driving circuits, such as a signal line driving circuit, a scanning line driving circuit, analog circuit and the like, which are provided for driving an active matrix panel. The inaction control circuit stops the control circuits in a non-refresh period where all scanning lines become non-scanning state and provided between refresh periods for scanning a screen of the active matrix panel. The DCK-PLL circuit generates a clock signal which is used for taking a data signal into a data signal line in the active matrix panel. The inaction control circuit also stops driving of the DCK-PLL circuit in the non-refresh period, in addition to stopping driving of the driving circuits. On this account, since the DCK-PLL circuit consuming great power is stopped in the non-refresh period, the average power consumption of the refresh period and the non-refresh period can be greatly reduced. <IMAGE></p>
申请公布号 EP1391871(A1) 申请公布日期 2004.02.25
申请号 EP20030254538 申请日期 2003.07.17
申请人 SHARP KABUSHIKI KAISHA 发明人 YANAGI, TOSHIHIRO;NAKANO, TAKETOSHI;YAMATO, ASAHI
分类号 G02F1/133;G06F1/32;G09G3/20;G09G3/36;G09G5/00;G09G5/18;(IPC1-7):G09G5/18 主分类号 G02F1/133
代理机构 代理人
主权项
地址