发明名称 Method of manufacturing multi-level contacts by sizing of contact sizes in integrated circuits
摘要 A method for forming an integrated circuit includes etching a first opening to a first depth in a dielectric material over a semiconductor device on a first semiconductor substrate and etching a second opening to a second depth in the dielectric material over the first semiconductor substrate. The first and second openings are differently sized to respectively etch to the first and second depths in about the same time due to etch lag. The first and second openings are filled with conductive material.
申请公布号 US2004023499(A1) 申请公布日期 2004.02.05
申请号 US20020210995 申请日期 2002.08.02
申请人 HELLIG KAY;AMINPUR MASSUD 发明人 HELLIG KAY;AMINPUR MASSUD
分类号 H01L21/28;H01L21/768;(IPC1-7):H01L21/311 主分类号 H01L21/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利