发明名称 PLL circuit
摘要 A PLL circuit includes: a phase comparator (2) for comparing the phase of an input signal with the phase of a reference input signal to output a signal according to the phase difference therebetween; a low pass filter (4, 6) for outputting a low frequency control voltage on the basis of the output of the phase comparator; a voltage control oscillator (14) for controlling an oscillating frequency on the basis of the control voltage; and a characteristic control part (8, 10, 12) for controlling the characteristic of oscillating frequency to control voltage of the voltage control oscillator on the basis of n+1 ranges of first through n+1-th ranges obtained by dividing a variable range of the control voltage by first through n-th (n >/= 2) thresholds which are different from each other. Thus, it is possible to widen the operating frequency range, and it is possible to inhibit the frequency variation due to noises. <IMAGE>
申请公布号 EP1033815(A3) 申请公布日期 2003.11.19
申请号 EP20000103441 申请日期 2000.02.28
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 EGAWA, KANJI
分类号 H03L7/099;H03L7/10;H03L7/187 主分类号 H03L7/099
代理机构 代理人
主权项
地址
您可能感兴趣的专利