发明名称 |
Digital frequency comparator |
摘要 |
A digital frequency comparator includes two double-edge triggered flip-flops and a combination logic. Each of the double-edge triggered flip-flops includes two D-type flip-flops and two multiplexers. The first D-type flip-flop receives a first reference clock pulse and is triggered by a data signal. The second D-type flip-flop receives the first reference clock pulse and is triggered by the reverse of the data signal. The first multiplexer provides the output of the first D-type flip-flop when the data signal is 1 and the output of the second D-type flip-flop when the data signal is 0. The second multiplexer provides the output of the first D-type flip-flop when the data signal is 0 and the output of the second D-type flip-flop when the data signal is 1. The combination logic enables an UP pulse when the data signal transmission clock is faster in frequency than the first reference clock signal.
|
申请公布号 |
US6650146(B2) |
申请公布日期 |
2003.11.18 |
申请号 |
US20010006295 |
申请日期 |
2001.12.06 |
申请人 |
SILICON INTEGRATED SYSTEMS CORPORATION |
发明人 |
LIU YIN-SHANG;HUANG KUO-SHENG;LIU HUNG-CHIH |
分类号 |
H03D13/00;H03L7/089;H03L7/091;H04L7/033;(IPC1-7):H03D13/00 |
主分类号 |
H03D13/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|