发明名称 |
FIFO memory having reduced scale |
摘要 |
FIFO type memory is provided on a small circuit scale. Reading of data Dout<3:0> from a two-port type RAM (101) is executed with respect to the address specified by a read address (<HIL><PDAT>21</BOLD><PDAT>) in synchronization with the fall of a clock (CLK) provided to a clock end (CLR). Writing of data Din<3:0> on the RAM (<HIL><PDAT>101</BOLD><PDAT>) is executed with respect to the address specified by a write address (<HIL><PDAT>22</BOLD><PDAT>) in synchronization with the rise of a clock (CLK) provided to a clock end (CLW). In an address delayer (<HIL><PDAT>103</BOLD><PDAT>) after a read address (<HIL><PDAT>21</BOLD><PDAT>) taking an address value is outputted, a write address (<HIL><PDAT>22</BOLD><PDAT>) taking the same address value is always outputted with a fixed delay, so that a memory (<HIL><PDAT>100</BOLD><PDAT>) performs the FIFO type data input/output as a whole.</PTEXT>
|
申请公布号 |
US6633966(B1) |
申请公布日期 |
2003.10.14 |
申请号 |
US19980176318 |
申请日期 |
1998.10.22 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KOYAMA MASAYUKI |
分类号 |
G06F12/00;G06F5/06;G11C7/00;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|