发明名称 |
Slack time analysis through latches on a circuit design |
摘要 |
Slack times at an input of a latch in a circuit design are determined by determining a set of required times at the input of the latch, where the set of required times includes a required time entry for each different relationship between a signal comprising a downstream event and a clock signal for the latch. A set of arrival time entries at the input of the latch is also determined, each arrival time entry having a corresponding required time entry.
|
申请公布号 |
US2003192020(A1) |
申请公布日期 |
2003.10.09 |
申请号 |
US20020319018 |
申请日期 |
2002.12.12 |
申请人 |
MENTOR GRAPHICS CORPORATION |
发明人 |
COLLINS TRUMAN WESLEY |
分类号 |
G06F17/50;(IPC1-7):G06F9/45 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|