| 摘要 |
A circuit arrangement and method for minimizing bit errors, whereby respective corresponding bits of a bit sequence are compared to a corrected bit sequence or to an error signal and, given non-coincidence, the neighboring bits of the corrected bit sequence are utilized for correction of a decision criterion formed from the sampling time and a threshold.
|
