Semiconductor memory apparatus having cell blocks and column drivers with a column address decoding module and a column drive enable signal generation module arranged to effectively reduce chip size

摘要

A semiconductor memory device including a first memory cell block and a second memory cell block, both cell blocks having memory cells arranged in a matrix, and a common preamplifier/write driver located between and shared by the first memory cell block and the second memory cell block. The first memory cell block and the second memory cell block are aligned in a direction parallel to columns of the memory cells.