发明名称
摘要 <p>A clock signal is generated, from a biphase modulated, digital signal, by means of two samples (TF, TB) per symbol interval, T. This pair of samples are spaced at about T / 4. The clock is generated by, firstly, shifting the pair of samples (TF, TB) until one of them (TF) is very close to the zero - crossing point of the biphase signal. The other sample (TB) will then be located at a maximum or minimum. During this procedure, the separation of the two samples remains fixed at T / 4. The separation is then made variable. In this way, TF can track the zero crossing point while TB remains at the maximum or minimum, despite jitter in the incoming signal. <IMAGE></p>
申请公布号 JP3425767(B2) 申请公布日期 2003.07.14
申请号 JP19920004232 申请日期 1992.01.13
申请人 发明人
分类号 H03M5/12;H04L7/033;H04L25/49;(IPC1-7):H04L7/033 主分类号 H03M5/12
代理机构 代理人
主权项
地址