发明名称 |
Engineering-change method of semiconductor circuit |
摘要 |
An engineering-change method of a semiconductor circuit includes a P&R (placement and routing) step of conducting placement and routing and logical optimization using a first netlist to generate a second netlist and a first layout; an ECO (engineering-change order) step of making logical changes in design of the first netlist to generate a third netlist; an ECO-formal verification step of generating a fourth netlist by changing the second netlist such that the fourth netlist becomes logically equivalent to the third netlist; and another ECO step of generating a second layout by changing the first layout such that it matches the fourth netlist. This method can implement an engineering-change method of a semiconductor circuit capable of reducing the design period with eliminating design feedback to the logical optimization at the P&R step.
|
申请公布号 |
US6581199(B2) |
申请公布日期 |
2003.06.17 |
申请号 |
US20010950802 |
申请日期 |
2001.09.13 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
TANAKA GENICHI |
分类号 |
G06F17/50;H01L21/82;(IPC1-7):G06F9/455 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|