发明名称 METHOD OF MANUFACTURING INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a method of manufacturing an integrated circuit equipped with a shallow junction. SOLUTION: A diffusion preventing film pattern 12 is formed on a semiconductor substrate 10, an SOG film doped with impurities is formed on the semiconductor substrate 10, and impurity ions are additionally implanted into the SOG film by a plasma ion implantation method to increase the SOG film in impurity concentration. Then, the impurities are diffused into the semiconductor substrate by rapid heat treatment by a solid-state diffusion method for the formation of a shallow junction. In this case, impurity concentration is precisely controlled by a plasma ion implantation method, but impurity ions are not implanted directly into the semiconductor substrate, so that the crystalline structure of the substrate is not damaged. Furthermore, if this method is applied after a gate electrode is formed, an LDD region and a source/drain extended region are formed in a self-aligned manner.
申请公布号 JP2003142420(A) 申请公布日期 2003.05.16
申请号 JP20020195126 申请日期 2002.07.03
申请人 KOREA ELECTRONICS TELECOMMUN 发明人 LEE SEONG-JAE;CHO WON-JU;PARK KYOUNG WAN
分类号 H01L21/265;H01L21/22;H01L21/225;H01L21/3115;H01L21/336;H01L21/8234;H01L27/088;H01L29/78;(IPC1-7):H01L21/225;H01L21/823 主分类号 H01L21/265
代理机构 代理人
主权项
地址