首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
NOVEL TETRAZOLE DERIVATIVES
摘要
申请公布号
EP1301492(A1)
申请公布日期
2003.04.16
申请号
EP20010940913
申请日期
2001.06.25
申请人
NIHON BAYER AGROCHEM K.K.
发明人
YANAGI, AKIHIKO;NARABU, SHINICHI;GOTO, TOSHIO;UENO, CHIEKO;SHIRAKURA, SHINICHI
分类号
A01N35/06;A01N37/18;A01N37/22;A01N39/02;A01N39/04;A01N41/10;A01N43/12;A01N43/16;A01N43/40;A01N43/54;A01N43/56;A01N43/653;A01N43/70;A01N43/713;A01N43/76;A01N43/78;A01N43/80;A01N43/86;A01N47/16;A01N47/30;A01N47/36;A01N47/38;A01N57/32;C07B61/00;C07D257/04;(IPC1-7):C07D257/04
主分类号
A01N35/06
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Multi-band antenna and an electronic device including the same
Composite proton conducting electrolyte with improved additives for fuel cells
Anode active material, method of preparing the same, anode including the anode active material, and lithium battery including the anode
Battery pack
Composite phase retarder and organic light emitting display apparatus using the same
Organic light-emitting display and method of manufacturing the same
Light-emitting device and electronic device using light-emitting device
Light emitting structure having sub-pixel regions, organic light emitting layers, and a blocking member for emitting different color lights, display device including a light emitting structure and method of manufacturing a display device including a light emitting structure
Organic molecular memory and method of manufacturing the same
Charge-transporting varnish
Hole transport material for organic electroluminescence device and organic electroluminescence device using the same
Storage element and memory
Semiconductor device and method for manufacturing the same
Semiconductor light emitting device and method of manufacturing the same
Epitaxial wafer, method for producing the same, photodiode, and optical sensor device
Manufacturing method of semiconductor device
SOI bipolar junction transistor with substrate bias voltages
Semiconductor electronic components with integrated current limiters
Semiconductor structures comprising a plurality of active areas separated by isolation regions
Method for improving device performance using dual stress liner boundary
