摘要 |
A parallel, recursive system for generating and checking a CRC value is disclosed, in which the feedback and forward terms are separated, and the forward terms are reduced. Forward logic, which implements the forward terms, is responsive to a number of bits received from the unit of data, and performs logic operations reflecting the reduced forward logic terms on bits received from the unit of data, to produce a first output. In some cases the forward logic is a direct connection to a number of exclusive-OR logic gates. Feedback logic, responsive to an output of a remainder register, operates to perform feedback logic operations reflecting the feedback terms, on an output of the remainder register to produce a second output. The second output is also coupled to the exclusive-OR logic gates. The exclusive-OR logic gates perform a bit-wise exclusive-OR logic operation on the first output and the second output to produce an input of the remainder register. At the end of processing of the unit of data, the remainder register stores the CRC value, or the inverse of the CRC value.
|