| 发明名称 |
Method apparatus, and system for efficient address and data protocol for a memory |
| 摘要 |
A memory to support a first address protocol in response to a first control signal and a second address protocol in response to a second control signal.
|
| 申请公布号 |
US2003028744(A1) |
申请公布日期 |
2003.02.06 |
| 申请号 |
US20010895987 |
申请日期 |
2001.06.28 |
| 申请人 |
FACKENTHAL RICHARD |
发明人 |
FACKENTHAL RICHARD |
| 分类号 |
G06F13/42;(IPC1-7):G06F12/00 |
主分类号 |
G06F13/42 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
