发明名称 Method and system for page-state sensitive memory control and access in data processing systems
摘要 A method and system which will provide data processing systems having memory controllers with the ability to intelligently schedule accesses to system memory. The method and system provide a memory controller having a page-state sensitive memory arbiter. The method and system further include one or more memory state tracking units operably coupled to the page-state sensitive memory arbiter, and the one or more memory state tracking units operably coupled to a system memory. The one or more memory state tracking units operably coupled to a system memory further include the one or more memory state tracking units operably coupled to one or more system memory devices. The method and system track system memory status, monitor pending memory access requests, and schedule one or more pending memory access requests for execution dependent upon the system memory status and the pending memory access requests.
申请公布号 US6510497(B1) 申请公布日期 2003.01.21
申请号 US19980207971 申请日期 1998.12.09
申请人 ADVANCED MICRO DEVICES, INC. 发明人 STRONGIN GEOFFREY S.;QURESHI QADEER A.
分类号 G06F12/02;G06F13/16;(IPC1-7):G06F12/00 主分类号 G06F12/02
代理机构 代理人
主权项
地址