发明名称 |
Process for forming an integrated circuit comprising non-volatile memory cells and side transistors and corresponding IC |
摘要 |
A process for forming an integrated circuit calls for the provision of at least one matrix of non-volatile memory cells (1) having an intermediate dielectric multilayer including at least a lower dielectric material layer (8) and an upper silicon oxide layer (9) and the simultaneous provision in zones peripheral to the matrix of at least one first transistor type (2) having gate dielectric of a first thickness. After formation of the floating gate with a gate oxide layer (4) and a polycrystalline silicon layer (5) and the formation of the lower dielectric material layer (8), the process in accordance with the present invention calls for: removal of said layers from the peripheral zones (R2) of the matrix; deposition of said upper silicon oxide layer (9) over the memory cells (1),and over the substrate (3) in the areas (R2) of the peripheral transistors (2); and formation of a first silicon oxide layer (10) at least in the areas (R2) of the peripheral transistors (2). To provide additionally a second transistor type having gate dielectric of a second thickness, indicatively thinner than said first thickness, successive steps are added in accordance with the present invention. <IMAGE> |
申请公布号 |
EP0751559(B1) |
申请公布日期 |
2002.11.27 |
申请号 |
EP19950830281 |
申请日期 |
1995.06.30 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
CLEMENTI, CESARE;GHIDINI, GABRIELLA;RIVA, CARLO |
分类号 |
H01L21/8247;H01L27/105;(IPC1-7):H01L21/824;H01L27/115 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|