发明名称 Computer method and apparatus for division and square root operations using signed digit
摘要 The invention provides computer apparatus for performing a square root or division operation generating a root or quotient. A partial remainder is stored in radix-2 or radix-4 signed digit format. A decoder is provided for computing a root or quotient digit, and a correction term dependent on a number of the most significant digits of the partial remainder. An adder is provided for computing the sum of the signed digit partial remainder and the correction term in binary format, and providing the result in signed digit format. The adder computes a carry out independent of a carry in bit and a sum dependent on a Carry_in bit providing a fast adder independent of carry propagate delays. The scaler performs a multiplication by two of the result output from the adder in signed digit format to provide a signed digit next partial remainder.
申请公布号 US2002143839(A1) 申请公布日期 2002.10.03
申请号 US20010016902 申请日期 2001.12.14
申请人 COMPAQ COMPUTER CORPORATION 发明人 MATSON MARK D.;DUPCAK ROBERT J.;KRAUSE JONATHAN D.;SAMUDRALA SRIDHAR
分类号 G06F7/48;G06F7/50;G06F7/52;G06F7/535;G06F7/552;(IPC1-7):G06F7/38 主分类号 G06F7/48
代理机构 代理人
主权项
地址