发明名称 COUNTER CIRCUIT HAVING SEQUENTIAL BINARY COUNTER SEQUENCE AND CAPABLE OF OPERATING IN HIGH SPEED AND COUNTING METHOD THEREOF
摘要 PURPOSE: A counter circuit and a counting method thereof are provided, which realizes a sequential binary counter sequence and operates in a high speed. CONSTITUTION: According to the counter circuit generating a sequential binary counter order, the first bit generation circuit(810) generates the first bit output by inverting its own output value at every cycle of a clock signal in response to the clock signal. The second bit generation circuit(820) generates the second bit output by inverting its own output value at every second cycle of the above clock signal in response to the clock signal. The third bit generation circuit(830) generates the third bit output by inverting its own output value at every fourth cycle of the above clock signal in response to the clock signal. And the fourth bit generation circuit(840) generates the fourth bit output by inverting its own output value at every eighth cycle of the above clock signal in response to the clock signal.
申请公布号 KR20020049387(A) 申请公布日期 2002.06.26
申请号 KR20000078545 申请日期 2000.12.19
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 JU, GI MO
分类号 G02F1/133;G11C19/00;H03K23/40;H03K23/50;(IPC1-7):H03K23/54 主分类号 G02F1/133
代理机构 代理人
主权项
地址