Integrated semiconductor memory with redundant cells

摘要

A cell array includes multiple memory cells in a matrix arrangement. Wires of column lines used for accessing memory cells, intersect each other between edges of cell array parallel to rows. Redundant rows ZP(1)-ZP(P) of memory cells are arranged in regions of different data topology in the cell array.