发明名称 Circuit configuration for enhancing performance characteristics of fabricated devices
摘要 A compensation circuit includes at least one of an n-channel device connected to oppose a high-to-low transition and a p-channel device connected to oppose a low-to high transition. The n-channel and p-channel devices may be diodes, transistors, or transistors connected to function as diodes. The n-channel and p-channel devices may be connected to a large variety of devices and circuits, such as phase locked loops, delay locked loops, clock circuits, or any circuit which requires two balanced paths, one through n-channel devices and one through p-channel devices, to compensate for process variations. Methods for balancing a circuit path and compensating for process variations are also disclosed.
申请公布号 US2002060932(A1) 申请公布日期 2002.05.23
申请号 US20020047808 申请日期 2002.01.16
申请人 HUBER BRIAN W. 发明人 HUBER BRIAN W.
分类号 G11C7/22;(IPC1-7):G11C7/00 主分类号 G11C7/22
代理机构 代理人
主权项
地址