发明名称 PROGRAMMABLE DIVIDER
摘要 PROBLEM TO BE SOLVED: To provide a small and high-performance computing element, exclusive to division requiring no clock. SOLUTION: This programmable divider 10 sends out a binary number P divided by dividing an n-bit binary number F by a program value. Plural multiplexer arrays 26, 66, 83, 86, 92 and 98 form values, by dividing the n-bit binary number by respectively shifting the binary number F to the right by 1 to (n-1) bit. Plural adder arrays 44, 84, 88, 94 and 96 total the values by an optionally selected combination, and send out the binary number P which is the division value as an operation result.
申请公布号 JP2002063027(A) 申请公布日期 2002.02.28
申请号 JP20010245355 申请日期 2001.08.13
申请人 AGILENT TECHNOL INC 发明人 SHEPSTON SHAD R;REARICK JEFF;ROHRBAUGH JOHN G
分类号 G06F7/537;G06F7/52;G06F7/535 主分类号 G06F7/537
代理机构 代理人
主权项
地址